A two-dimensional simulation program was also developed, and the simulated data were used for verification of the analytical model. Good agreements between the modeled and simulated data have been achieved for a wide range of gate widths and biases. The model is well suited for the design of the basic transistor cell in DRAM circuits using trench field oxide isolation structure.
I. INTRODUCTION HE LOCOS field oxide isolation is a widely used iso-
T lation technology for the present VLSI process but not suitable for recent or future ULSI circuit with a minimum isolation width less than 1 pm for high-density DRAM applications. Therefore, we need a bird's-beak-free isolation structure to reduce the active area pitch. The trenchisolated (or fully recessed) field isolation structure (e.g., BOX[l], SWAMI [2] ) which has a minimum isolation width down to the submicrometer range seems to be a very promising candidate for ULSI circuits. However, the small-geometry variation of the structure yields one peculiar second-order effect inherent in a Trench-Isolated -MOS (TIMOS) device (see Fig. 1 [lo] , [ 1 13. A first attempt to describe the inverse narrow-width effect was carried out by Akers [3] ; he identified the sidewall capacitance to be the cause of such an effect and developed an analytical threshold voltage expression using a geometrical approximation and a conformal mapping method. However, the mapping method, by ignoring the bottom capacitance of the field oxide and the constant interface potential assumption, will affect the model accuracy. Later on, the model was refined by Hong and Cheng [ 101 who took into account the quadratic variation of the potential along the sidewall. They also demonstrated that the inverse narrowwidth effect would revert to the conventional narrowwidth effect for thick depletion layers (e.g., when a large backgate bias is applied). Hsueh and Akers [4] solved the two-dimensional (2D) Poisson equation and obtained a model based on the analytical expression of surface normal electrical field. However, this model did not match the simulation results very well when the gate width was decreased below 1 pm since it did not take into account the effect of backgate biases. Li et al. [ 111 also solved the Laplace equation in the field oxide using a conformal transformation method and deduced an analytical expression for the threshold voltage. However, all of the above models considered only the device with a uniformly doped substrate and could not be applied to practical devices with nonuniformly doped substrates. No result of the threshold voltage in analytical form for devices with implanted channel has been reported so far due to the difficulty of incorporating the channel implants into the solution.
0018-9383/92$03.00 0 1992 IEEE In this paper, a closed-form expression of the threshold voltage for deep-submicrometer TIMOS device with a double-implanted channel will be developed. We use a complex mapping method to find the exact expression for the sidewall capacitance and a two-dimensional simulation program as an aid to predict the threshold voltage of the TIMOS device. A simple and more accurate model of the threshold voltage for uniformly doped devices is first developed. We also make a comparison with the models previously reported in [3], [lo] . In order to apply this model to nonuniformly doped devices, we use the box approximation to depict the nonuniform impurity profile. A model for nonuniformly doped devices is thus derived. Section I1 describes the threshold voltage models for the the uniformly and nonuniformly doped devices. Results and comparisons with reported models and simulation results are given in Section 111. Summary and conclusion are given in Section IV.
FORMULATION OF THE MODEL

A . Threshold Voltage Dejinition
In general, the conventional threshold voltage expression for a large-geometry MOSFET is based on the socalled depletion approximation 171 given by
where V,, is the flat-band voltage, is the surface potential at strong inversion, CG is the gate oxide capacitance per unit area, and Q, is the depletion charge in the bulk region. Equation (1) is valid for a device with channel length longer than the source and drain depletion depths, and width wider than the depth of the gate-induced depletion region. Q B and CG will become geometry-dependent as the size of the device is scaled down to the submicronmeter range [6], [9] . Fig. 2 shows three different types of device structures. Fig. 2(a) is for a large-geometry device; Fig. 2 (b) is a MOS with LOCOS structure, and Fig. 2(c) is a TI-MOS device. Since the threshold voltage is proportional to the drain current or the charge in the inversion layer Q, (= Q, + Q,), we may use this as the definition of the threshold voltage that three devices have the same Q, at the threshold point. For the case of Fig. 2(b) , the depleted side charge AQ, under the bird's beak of a LOCOS gate [2] results in an increase of the threshold voltage with the reduction of the gate width. In other words, the threshold voltage increases with a reduction in channel width due to this additional side charge A QB induced by the narrowwidth effect. In contrast, for TIMOS devices operating at the threshold point, the depletion charge Q, of Fig. 2(a) and (c) can be regarded as about the same while the inversion-layer charge (Q,) of the two devices are assumed equal. As a consequence, the approach taken is to solve a one-dimensional Poisson equation to obtain the depletion charge Q, in the bulk region that includes either uniform or nonuniform doping. This is the basic idea for deriving an analytical threshold voltage model in the paper. In order to make experimental-theoretical or simulation-theoretical comparison, the threshold voltage can be extracted from the measured or simulated ZD-VGs curve as described in [9] .
B. The Model for Uniformly Doped Substrate
The inverse-narrow-width effect of a TIMOS device is due to the two-dimensional field-induced edge fringing effect. This edge effect contributes to the sidewall capacitance which is comparable to the gate oxide capacitance term, e.g., C,, in (1) for very-narrow-gate-width devices. Fig. 3 illustrates the simulated surface potential of a TI-MOS from the middle of the gate to the end of the sidewall. Note that the enhanced potential at the edge of the gate is due to the fringing effect near the corner (point B in the insert of Fig. 3) . The gate capacitance used in (1) is normally considered ideal and its value is calculated using the parallel-plate approximation. In a TIMOS device, the capacitance CG should include not only the gate oxide capacitance but also the sidewall capacitance. Here, the total gate capacitance of a TIMOS device is modeled as the gate capacitance in parallel with two sidewall capacitances given by (2) where CO, is the thin gate oxide capacitance per unit area, W is the device width, and C, is the sidewall capacitance per unit length due to the edge fringing effect.
Consider the case of a long-channel but narrow-width TIMOS device. In the insert of Fig. 3 which shows one side of the channel, the gate electrode overlaps the re-CT = C,,W + 2c, cessed oxide. The thickness of the thin oxide is TG, and the thickness of the field oxide is T,. First, the interface charge along both the thin and the field oxide-silicon boundary is considered uniform and constant. The conformal mapping method is used to calculate the sidewall capacitance. Fig. 4 illustrates the mapping method. The transform equation given by
(3) is used to define the mapping between Fig. 4 (a) and (b), in which U , U andx, y define the complex planes. To compute the capacitance between a and segments, we may move the origin to the center of the segment as redrawn in Fig. 4 (c), then the sidewall capacitance is obtained by integrating a half circle with radius r from point C to point B as where cox is the permittivity of the Si02 and do = { 1 + In order to verify the validity of this equation, we developed a two-dimensional simulator to numerically calculate the above sidewall capacitance as well as the device drain current for further extraction of the threshold voltages. First, we use the 2D simulator to calculate the capacitance of the sidewall. Assume the gate and the silicon-oxide interface (cba in Fig. 4 ) to be a metal plate, then the potential distribution in the metal-oxide-metal structure is simulated. The surface charge induced on the sidewall is defined as the sum of electrical field normal to the sidewall times the dielectric constant of oxide, i.e., where E,(n) is the electrical field normal to the sidewall at the discretized grid. The capacitance of the sidewall is obtained by computing values of Q, at two different gate voltages and then calculating A Q,
C=-.
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The comparison of the sidewall capacitance between the theoretical result (4) and the simulated result are shown in Fig. 5 . The solid lines are the theoretically computed results at different gate thicktess (from top to bottom, TG = 100, 200, 300, and 400 A), the cross marks are the simulation results based on a metal-oxide-metal structure. It is obviously seen that good agreement between equation and simulated results is achieved. However, in a real MOS structure the potentials at the sidewall are not uniform and the electrical field is not really normal to the sidewall, as shown in Fig. 3 . The above derivation of (4) is based on the assumption that the potential in the inversion layer along the sidewall is constant. However, for a real MOS device simulation including the bulk region, the surface potential will cause the depletion-layer boundary to penetrate further into the silicon bulk and hance will result in a wider depletion. This will give rise to a smaller value of capacitance as compared with that computed from a metal-oxide-metal structure. This will cause the fringing capacitance C, to be overestimated for a metal-oxidemetal structure. Therefore, it is necessary to add a correction factor (which is empirical and with value less than one) to get a closer approximation of the sidewall capacitance in a real device. This results in the following: The correction factor can be accurately determined from the 2D simulation of a real TIMOS structure. The sidewall capacitance obtained from simulation is illustrated in Fig. 6 . The cross marks represent the simulated capacitance of the device and the solid lines are the solution of (4) for a wide range of gate-oxide thickness. By comparison, the difference between simulated and theoretical computed (4) values is due to the nonlinear effect of the surface potential at the Si02-Si interface. This factor is obtained by measuring the difference between solid lines and simulated data over a wide range of gate oxide and field oxide thicknesses. In this example, the solid lines data (computed from (4)) are multiplied by 6 = 0.95 which yields the dashed lines (7). These dashed lines are in good agreement with simulated data. The final expression of the threshold voltage in a TIMOS device is given
by using (7) in ( 2 ) , and replacing the CG with CT in ( 1 ) . Here, the depletion charge QB per unit gate width is
. .
* -
for a uniform substrate doping NA.
C. The Model for Nonuniformly Doped Substrate
In practical CMOS VLSI technology, it is always required to apply ion implants in the device channel to adjust the threshold and to prevent the punchthrough phenomena. The reported models that were previously mentioned [4], [ l o ] , [I 11 are too complicated and cannot be applied to a nonuniformly doped substrate. The model derived above, (8), has also been extended to a device with double-implanted channel. We adopt the Gaussian distribution to describe the implantation profile given by 2.
.
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TF (~1000 n" ) where No is the peak concentration, Rp is the projected range, up is the standard deviation. The parameters No, Rp, and up are derived from empirical expression in [12] . We also simulate the 2D diffusion to account for the annealing process. Then the threshold voltages were extracted from the simulated ZD-VGs characteristics as described in Section 11-A.
In order to apply (8) to a nonuniformly doped substrate, we need to know the channel depletion-layer charge QB for estimating the threshold voltage. An analytical model for the depletion-layer charge can be easily obtained using the corrective box representation [13], [14] for the channel doping profile as shown in Fig. 7(a) . Here, the depths d l and d2 and the average doping NEI and N n of the corrective equivalent boxes can be expressed in terms of process parameters Rp and up and the implant dose QT per unit area given by
( 1 1) d = 1.57 up exp (0.45 Rp/up) respectively. The box approximation was derived [13] by matching the charge-voltage relationships of the actual profile with the box profile. For a given depletion-layer charge Q B , the voltage drop Vd across the depletion layer in the box-type approximation is given by The channel can be divided into three layers under different operating biases, as shown in Fig. 7(b) . The solution of the depletion-layer width (X,) and the depletionlayer charge ( Q B ) can be obtained by solving the one-dimensional Poisson equation at different back-gate biases.
= d l , and dT2 = d2 -d l . The values of these parameters are listed in Table I . The calculation of the depletion width can be divided into three cases as follows.
In Fig. 7 , NT1 = N,rI + N n + NA, N T~ = N n + NA, dT1 Assuming that the depletion width X, is equal to dT1, we can find the boundary of channel to the back-gate bias potential VzBl by solving (14) which gives If VBS is smaller than VzBl, then the depletion width would be larger than d T l , and located in the second region as follows.
Case 2 (dT1 < X , I dT1 + dT2): When the back-gate bias VBS is smaller than VzB,, the maximum depletion region width exceeds the first implant layer depth d T l . We must take into account the effect of the two layers with different impurity concentrations NTI and NT2. By solving the 1D Poisson equation as described in detail in the Appendix, we have the expression of the depletion width Case 1 (X, I dT]): When the surface-to-bulk potential (& -VBS) is sufficiently small so that the width of the depletion region X, is less than the implant layer depth Assuming that the depletion width X , is equal to dTI + dT2, ,we can find the boundary of back-gate bias Vzm by solving (19) If VBs is lower than VzB2, then the depletion region will extend into the third layer as follows.
Case 3 (dT1 + d T 2 < X,): When VBs is smaller than
VzB2, the depletion width will exceed the bottm of the second implant layer and extend into the region of substrate doping. Following the derivation in the Appendix, we have the expression of depletion width given by Also, the depletion charge is dT1, the equation for the depletion width is similar to that from the depletion approximation given by
(22)
in which the equivalent implanted layer concentration NTI is used. Here, the surface inversion potential at the threshold point is approximated by
The depletion-layer charge is then found from the depletion width X,, i.e.,
The analytical procedure to find the threshold voltage of nonuniformly doped device is explained as follows : 1) First, apply the parameters of implant process, No, Rp, and up, to (1 l), (12) and find the equivalent box representation parameters, depth d and the average doping NE of the three layers. 2) Calculate the boundary of the backgate bias, VzB, and VzB2, and compare it with the applied VBS to find in which layer is the bottom of the depletion region located. Then, according to the expressions for X , and QB in the three cases, we can calculate the values of X, and QB. The sidewall capacitance CF is calculated by (7). 3) The threshold voltage can be computed according to (8) and the values of X,, QB, and C, can be calculated. 
I t
This section deals with comparisons of simulated and modeled results as well as the comparison between the new and reported models [3] , [lo] . Since there are no threshold voltage models reported so far for nonuniformly doped substrate devices, the comparison between our new model and those of reported modeled results are for uniformly doped substrate devices only.
Comparison of the modeled and simulated results of uniformly doped TIMOS devices is given in Fig. 8 . The cross marks represent the simulation data and the solid lines are the modeled results with different back-gate biases. There is good agreement between modeled and simulated data. We also made a comparison of the results between our model and other reported models, as shown in Fig. 9 . It is believed that the new model is more accurate and reliable than reported models by looking at the consistency of our modeled and simulated results. Ackers' model will become less accurate for narrower gate widths since in his transformation method from Fig. 4(a) and (b), the bottom segment ab is neglected. This will induce large error of the threshold voltage due to the accuracy of the sidewall capacitance particularly when the gate width is rather small. For example, in Fig. 9 , large error can be perceived at 0.25-pm gate width by comparing Ackers' and simulation results.
One important result from our model equation, (8), is a manifestation of the inverse narrow-width effect. Since the contribution of the sidewall capacitance (2CF) is significant by comparison with the gate-oxide capacitance (C,,,W) as in (2) for narrow gate-width devices, from (8), it is obvious that a narrower gate-width device has a smaller value of threshold voltage in comparison to a large gate-width device. In other words, the threshold voltage decreases with decreasing gate width. Fig. 10 gives the comparison of the new model and the simulation results for nonuniformly doped substrate devices. A p-type concentration of 9 X 1014 cmP3 substrate is used. The implantation data are listed in Table I . The field implant is a boron source with dose and implant energy of 2 X 1013 cm-3 and 25 keV, respectively. TFe thicknesses of gate and field oxides are 200 and 6000 A , respectively. The lines represent the new model results at different VBs, and the cross marks represent the simulated data. A little mismatch of the data at VBs = -5 V is due to the lateral encroachment of the impurity from the field implant region. As the width is reduced, the field implant under both sides of the field oxide will pinch off the channel and form an extra impurity layer under the channel. At large back-gate biases, the depletion region will extend into this extra layer and cause the mismatch between modeled and simulated results. As we noticed in (7), 6 = 0.75 is used in Fig. 10 to get a best fit of the modeled and simulated data for the following reasons. The nonuniformity of the channel implant will affect the value of 6. 2 .
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In comparison with devices without channel implant, as "' -and channel implants are given in Table I. in the case of Fig. 8 , devices with channel implants will have a higher value of surface potential (along both the interface beneath the thin gate oxide and the sidewall) than devices without channel implants. This will give lower value of the induced fringing electric field between the gate and the sidewall since this electric field is proportional to the voltage defference between the gate and the sidewall. Thus according to (3, the induced surface charge Q, and the resultant capacitance calculated by (6) will be smaller than that computed for devices without channel implants. This results in a smaller sidewall capacitance that we simulated for channel-implanted devices. Therefore, it is reasonable to use smaller value of 6 to have a fit of the modeled threshold voltage with simulated results in Fig. 10 .
IV. SUMMARY AND CONCLUSION In summary, we propose for the first time an analytical model of the threshold voltage for trench-isolated MOS devices with feature size down to the deep-submicrometer range. Particularly, the proposed model is suitable for devices with either uniformly or nonuniformly doped substrate. The inverse narrow-width effect which causes the decrease of the threshold voltage with a reduction of the gate width has been analytically modeled.
The analytical threshold voltage model we developed is based on an accurate representation of the 2D fieldinduced sidewall capacitance and an explicit solution of the depletion-layer charge in the bulk. A conformal mapping method is employed to find the above sidewall capacitance which is further calibrated by the simulation results. A simple and accurate threshold voltage model for TIMOS devices with uniformly doped substrates is first obtained. In order to apply this model to nonuniformly doped devices, we use the box approximation to describe the nonuniform impurity profile and solve the I D Poisson equation in the bulk region to obtain an analytical solution of the depletion-layer width and charge. A model for nonuniformly doped substrate is thus established. A two-dimensional simulation program was also developed, and the simulated data were used for verification of the analytical model. Good agreements between the modeled and simulated data have been achieved even when the gate width is reduced to 0.2 pm. Comparing to other reported models, our model is better in terms of accuracy and applicability. The most important feature of this threshold voltage model is its application to the design of a highdensity DRAM transistor cell using trench field oxide isolation. (14) . If the depletion region is extended into the second (deep-implant) layer or the third (substrate doping) layer, one needs to solve the 1D Poisson equation and consider the continuity of electrical potential and field intensity at the interface between different layers. The derivation of the depletion width will be given as follows.
I XD 5 dTl + 4 -2 ) : The bottom of depletion width is located in the second implanted layer, as shown in Fig. ll(a) . The expressions of the electrical field and potential in the second and first implanted layers are given 1) by and 9NTl 2% 4 = -(X -dn)2 -C,(X -dm) + C 2 (A2b)
respectively.
Considering the continuity at the interface x = dT1, we have the expressions for C , and C2 by equating (Ala) with (A2a) and (Alb) with (A2b), i.e., (A61 2) (dT1 + dT2 < X,): The depletion width extends into the third layer of substrate doping, as shown in Fig. 1 l(b) . Taking into account the continuities of the electrical field and potential at the two interfaces between the three layers, we can solve the coefficients from the above equations, i.e., 
